In this work, the effects of temperature on the DC and RF characteristics of lateral-diffused metal-oxide-semiconductor (LDMOS) transistors were studied. Devices with different layout structures were fabricated using a 40 V LDMOS process. The temperature coefficients of the threshold voltage and channel mobility are negative and their values are similar for devices with fishbone and ring structures. In addition, we found that both the cutoff frequency ( f T ) and the maximum oscillation frequency ( f max ) decrease with increasing temperature. The variations of f T with different temperatures are not only affected by the change in transconductance but also affected by the drain resistance. Finally, the temperature behaviors of S-parameters were measured, and the ring structure showed less S 22 variation with different temperatures than the fishbone structure. We extracted the model parameters of the devices to explain this observation.
Introduction
Lateral-diffused metal-oxide-semiconductor (LDMOS) transistor technology has played a predominant role in wireless base-station applications for frequencies ranging from 450 MHz to 2.7 GHz owing to its advantages in performance, cost, reliability, and power capability. 1) For high-power applications, temperature is an important issue. The cutoff frequency ( f T ) and maximum oscillation frequency ( f max ) are critical figures of merit for evaluating the performance of RF transistors. For conventional MOS transistors in RF applications, the temperature effect was investigated by studying the temperature dependence of f T , which is proportional to the transconductance. 2) With an increase in temperature, the f T and f max have been shown to decrease. According to its structure, the parasitic drain resistance of the LDMOS becomes more important than that of the conventional MOS field-effect transistor (MOSFET) for the present drift region. However, in most of the studies, the effect of the parasitic resistance was not considered when analyzing the temperature effect on the device characteristics. [2] [3] [4] By de-embedding the effect of the parasitic source and drain resistors from the measured S-parameters, the temperature dependence of the intrinsic f T can be analyzed. Several researchers have investigated the effects of temperature on the reliability and dc performances of LDMOS transistors. [5] [6] [7] However, the temperature effects on the highfrequency characteristics of LDMOS have seldom been addressed.
In this work, the DC and high-frequency characteristics of LDMOS transistors with different layout structures were studied at various temperatures. From the DC characteristics, we found that fishbone and ring structures have similar variations in threshold voltage and channel mobility for different temperatures. However, the measured S-parameters of the two structures show different temperature behaviors. Electrical parameters have been extracted to describe the temperature behavior of the transistors. In addition, the variations of f T and f max with different temperatures were also investigated. The LDMOS transistors with different layout structures have different drain resistances. 8) In order to eliminate the effect of drain resistance, the intrinsic f T was extracted from the de-embedded S-parameters. The results of extrinsic and intrinsic f T variations with temperature are compared.
Experiments
The RF LDMOS transistors used in this study were fabricated using a 40 V LDMOS process. The schematic cross section of the device is shown in Fig. 1 . The drain region was extended under the field oxide (FOX) and consisted of a lightly doped N-well drift region and an N À region with higher doping doses for on-resistance control. The source region and the p-body were tied together to eliminate extra surface bond wires to reduce the source inductance and improve the RF performance in a power amplifier configuration.
9) The gate oxide thickness was 135 Å and the mask channel length (L CH ) was 0.5 mm. The drift length (L Drift ¼ L OV þ L FOX ) was fixed at 3.6 mm in this investigation. The LDMOS transistors were designed with two types of layout structures, as shown in Fig. 2 . In the ''fishbone'' structure, all the gate fingers are divided into several subcells, in each of which 6 gate fingers are grouped together with a finger width (L F ) of 10 mm. To achieve a lower on-resistance and a more compact device, we adopted a ''ring'' structure in the layout design. All the rings were arranged as a 3 Â 3 array in one device. In each ring, the source region was surrounded by the drain region, while the #2008 The Japan Society of Applied Physics gate was located between the source and the drain. The width of each gate ring, which is defined at the center of the channel region, was 4 Â 10 mm. To compare the performances of the fishbone and ring structures fairly, both structures had the same total channel width (W ¼ 360 mm). Additionally, the contact placement in the ring structure corresponded to that in the fishbone structure. Because the effective width of the drift region in the ring structure is larger than that in the fishbone structure, the ring structure has a lower drain resistance. 8) The DC characterization of the test devices was performed using an HP4156 semiconductor parameter analyzer. To characterize the high-frequency performance, the Sparameters were measured on-wafer from 0.1 to 10 GHz for different temperatures using an HP8510 network analyzer and then de-embedded by subtracting the OPEN dummy. Different control biases were applied from an HP4142B source measure unit.
Results and Discussion

DC characteristics
The DC characteristics of the LDMOS transistor with different layout structures at 0 and 50 C are compared in Fig. 3 . At low gate voltages (V GS < 1 V), the transconductance (g m ) and drain current at 50 C are higher those that at 0 C owing to the decrease in the threshold voltage. At high gate voltages, because the channel mobility decreases with increasing temperature, the g m and drain current at 50 C become lower than that at 0 C. In low-and medium-bias regions, the ring structure showed a higher drain current and g m than the fishbone structure. For a high drain bias (V DS ¼ 28 V), the drain current and extrinsic g m had zero-temperature-coefficient biases near V GS ¼ 1:3 V and V GS ¼ 1 V, respectively. The zero-temperature-coefficient bias point results from the negative temperature coefficients of both the effective mobility and threshold voltage. À3:2 mV/K, 11) and À2:8 mV/ C. 12) This results from the lighter doping in the double-diffused channel.
The extracted channel mobility for different temperatures is shown in Fig. 5 . The LDMOS channel mobility was deducted from the first-order one-dimensional model in the Drain Current (mA) cm À3 ] at room temperature, the phonon-scattering-limited channel mobility has been observed to be dependent on N and T ( ph / T Àn N À1= ), where ¼ 3 { 6 and n ¼ 1{1:5.
13) Therefore, the mobility in our devices is dominated by the phonon scattering.
Cutoff frequency and maximum oscillation frequency
The cutoff frequency ( f T ) and maximum oscillation frequency ( f max ) versus the gate voltage for the LDMOS transistors at various temperatures are shown in Fig. 6 . We calculated the maximum stable gain/maximum available gain (MSG/MAG) and short-circuit current gain (h 21 ) from the S-parameters. The f T and f max were determined to be the frequencies at which the current gain was 0 dB and the MAG was 0 dB, respectively. As shown in Fig. 6 , the ring structure has better high-frequency performance than the fishbone structure owing to a lower drain resistance. 8) In addition, both f T and f max decrease with increasing temperature for the two structures. The degradations of f T and f max are attributed to the lower g m , as shown in Fig. 7 . The variations in f T and intrinsic g m are 17 and 20%, respectively at V GS ¼ 2 V, as temperature changes from À25 to 50 C. Because the temperature dependence of f max is also affected by the drain resistance (R d ) and drain-substrate junction capacitance (C jdb ), the variation in f max is approximately 15%. It should be noted that the f T and g m have zerotemperature-coefficient bias points near V GS ¼ 1 V. In Fig. 7 , at a higher gate voltage, both the intrinsic and extrinsic g m values of the ring structure are lower than those of the fishbone structure owing to the self-heating effect. Owing to the series resistance, the intrinsic g m for the two structures was higher than the extrinsic g m . The variation in both the intrinsic and extrinsic g m values are approximately 20% at V GS ¼ 2 V as temperature changes from À25 to 50 C. However, the variation changes to 17% for the fishbone structure and 15% for the ring structure at a high gate voltage (V GS ¼ 4 V). The higher gate voltage leads to severe surface scattering and lowers the effective mobility. As the gate voltage increases, the effect of surface scattering is more prominent resulting in smaller changes in g m and also in f T and f max with temperature. Figure 8 shows the variations in extrinsic and intrinsic f T values versus the variation in intrinsic g m at V GS ¼ 2 V when temperature changes from 25 C. The usual approximate relation of extrinsic f T and intrinsic g m can be expressed as follows: 14) f where g
(1) was extrapolated assuming a À20 dB/decade roll-off for the short-circuit current gain jh 21 j. R gs refers to the channel resistance and leads to an additional term related to the g m in the denominator. The sign of this term in the denominator is negative, making the slope of the extrinsic f T variation versus the intrinsic g m variation larger than 1. This is contradictory to our measured results in Fig. 8(a) . Moreover, in eq. (1), the small-signal equivalent circuit can be viewed as a dual-feedback circuit in which R s is the local seriesseries feedback element and C gd is the local shunt-shunt feedback element.
14) Even though R s makes the extrinsic g m smaller than the intrinsic g m by a factor of 1=ð1 þ g m R s Þ, it also decreases C gs and C gd by the same factor and thus should not affect f T .
In LDMOS, however, the effect of drain parasitic resistance is also important, which is ignored in eq. (1). Tasker and Hughes reported a more rigorous derivation for the short-circuit current gain of a FET that takes source and drain resistance into account: 15) 
According to eq. (2), the sign of the term related to the g m in the denominator is positive, making the slope of the f T variation versus the intrinsic g m variation smaller than 1. In Fig. 8(a) , the extrinsic f T includes the effects of source and drain resistances and the values of the curve slope are smaller than 1. This might be attributed to the effect of (R s þ R d ) being more prominent than the effect of R gs . Furthermore, the fishbone and ring structures we studied here have difference drain resistances, resulting in the distinct values of the curve slopes in Fig. 8(a) . To eliminate the effect of parasitic resistance, the intrinsic f T was extrapolated after de-embedding the effect of the parasitic resistors from the measured S-parameters. As shown in Fig. 8(b) , the curve slopes of the intrinsic f T variation versus the intrinsic g m variation for the fishbone and ring structures are quite similar (0.95 for fishbone and 0.94 for ring) and approach 1. Figure 9 shows the variation in the extrinsic f max versus the variation in the intrinsic g m at V GS ¼ 2 V when temperature changes from 25 C. The approximate relation of the extrinsic f max and intrinsic g m can be expressed as follows: 16) 
The intrinsic g m dependence of f max comes about through the f T we mentioned above. The positive relation of f T in the denominator results in a lower value for the curve slope in Fig. 9 than that in Fig. 8(a) . In addition, the parasitic drain resistance in the denominator indicates that the R d has a larger effect on f max . Therefore, the ring structure, which has a lower drain parasitic resistance, shows more improvement on f max than f T . Figure 10 shows the measured and simulated S-parameters of the fishbone and ring structures at various temper- atures. The transistors were measured at V GS ¼ 2 V and a drain voltage (V DS ) of 28 V for the maximum value of f T . In order to demonstrate the temperature dependence of the S-parameters, the model parameters of the smallsignal equivalent circuit of the LDMOS transistors were extracted. The simulated results are also shown in Fig. 10 . As illustrated in Fig. 10 , the deviation of S 11 with temperature is not marked. This suggests that the input impedance is affected by temperature slightly. Because the g m decreases with increasing temperature, both S 21 and S 22 change significantly. At low frequencies, S 21 can be approximated by 17) S
S-parameters characteristics
where
It is proportional to g m . However, at low frequencies, S 12 ¼ 2sC 0 gd Á Z O is only related to the gate-to-drain capacitance (C gd ). Therefore, S 21 changed significantly owing to the decrease in g m , and S 12 showed minor changes owing to the slight variation in C gd with increasing temperature. It is interesting that the temperature-induced variation in S 22 in the ring structure is lower than that in the fishbone structure. Figure 11 shows the measured and simulated results of jS 22 j for the fishbone and ring structures. The extracted R d and C jdb of the ring structure are 7.8 and 149 fF, respectively, which are lower than those of the fishbone structure (the extracted R d and C jdb are 18 and 244 fF, respectively). 8) This is a possible reason for the lower S 22 variation in the ring structure with different temperatures.
Conclusions
The effects of temperature on the DC and high-frequency characteristics of RF LDMOS transistors were investigated in this study. The transconductance, threshold voltage, and channel mobility decrease with increasing temperature. The decrease in transconductance degrades the f T and f max at high temperatures. Owing to the higher drain resistance in the LDMOS transistors, the f T is also affected by drain resistance. After de-embedding the effect of drain resistance, the temperature-induced f T variation is almost proportional to the g m variation. In addition, we found that the temperature dependence of f max is also affected by the drain resistance and drain-substrate junction capacitance. Finally, we discussed the measured S-parameters at various temperatures. Because the LDMOS transistors with the ring structure have a lower drain resistance and a lower drain-substrate junction capacitance, the variation in S 22 with temperature is smaller than that in the fishbone structure. 
